I. INTRODUCTION
As the scaling of bulk CMOS is approaching to the limit, double-gate (DG) MOSFETs such as FinFET have been considered to be the ultimately scalable CMOS technology due to their better immunity to short channel effect (SCE), better current drive and almost ideal subthreshold slope [1, 2] . However, the hot-carrier effects such as the channel hot-carrier injection, impact ionization induced breakdown and device degradation pose other limits on the scaling of FinFET. To study the hot-carrier effects and their consequence, a channel electric field model, especially the maximum electric field at the end of the channel should be developed.
In this paper, an analytical channel electric field model based on a pseudo two-dimensional analysis in the velocity saturation region of FinFET with undoped body is proposed and developed. The model is extensively verified by a two-dimensional numerical device simulator MEDICI. The impact of scaling of physical parameters including silicon film thickness, gate oxide thickness, and channel length on the maximum channel electrical field is evaluated.
II. MODEL
For the device operating in saturation regime, the channel of the Symmetric DG MOSFET, e.g. FinFET can be divided into gradual channel approximation (GCA) region and velocity saturation region (VSR). A schematic cross-section of the VSR of a FinFET with undoped body is shown in Figure 1 . "Boundary 1" in the figure indicates the located in the channel where the velocity of carriers just saturates. The model is developed based on the pseudo two-dimensional approach proposed by Elmansy [3] and Ko [4] . Gauss's law is applied to the VSR (Figure 1 )
where  si and  gate are the dielectric coefficient of silicon and gate insulator, respectively. T si is the silicon film thickness, and Q is the mobile charge concentration per unit volume. To account for the non-uniformity distribution of the lateral electric field, it is assumed that the ratio of average lateral electric field to the surface lateral electric field in the VSR is independent of position y and is equal to the value at boundary 1 [3] 
where V s is the surface potential. The value of A at boundary 1 can be calculated using the vertical potential profile proposed by Yuan [5]  
Since the parameter K will be eliminated in the calculation of A, the exact value of K is not shown in the following calculations. The value of A is calculated by substituting (4) into (2) 
The partial derivative in (5) is calculated using equation (3)
Substituting (2) into (1) 
The integrated mobile charge term in (7) can be replaced by the gate electric field at boundary 1 with the assumption that GCA still holds at that location. Equation (7) 4 V/cm [6] . Good agreement, is obtained between the model and the 2D simulation result especially near the peak E-field region where hot carrier effects is the most serious. . This  max is an important parameter to calculate the maximum E m and evaluate the worst-case hot-carrier effects for a given SDG structure and biasing condition. Figure 4 . The results show that, those SDG devices have similar DC characteristic, but different E m . Although scaling either the T si or the T ox can give us the same performance (e.g. off-stage current), the hot-carrier effects is more seriously affected by the scaling of T ox . It also suggests that our proposed model can be used to study how different scaling approaches affect the hot-carrier effects.
IV. CONCLUSION
We have presented a simple analytical model for the lateral channel electric field in the velocity saturation region of the FinFET with undoped body. This model compares well with the results obtained from the numerical two-dimensional simulator MEDICI. We also introduce an important parameter  max to characteristic the worst-case hot-carrier effects in a given FinFET structure and biasing condition. This model is simple and helpful to understand how the scaling of FinFET device affecting the hot-carrier effects.
